

Filed by Express Mail
(Receipt No. 5436 752905)
on 11/17/93
pursuant to 37 C.F.R. 1.10.
by Kona Co.

SPECIFICATION

TITLE OF THE INVENTION

CELL PROCESSING APPARATUS, ATM EXCHANGE AND CELL
DISCARDING METHOD

5

BACKGROUND OF THE INVENTION

This invention relates to cell processing
apparatus, an ATM exchange and a cell discarding method.
More particularly, the invention relates to an ATM
processing apparatus, ATM exchange and cell discarding
10 method for handling cells compliant with the standard of
AAL Type 2 in the field of communications that employs
ATM (Asynchronous Transfer Mode).

In ATM communication, the payload of an ATM cell is
packed with information and the information is
15 transmitted by sending the ATM cell via an ATM
connection set up in advance. More specifically,
destination information (VPI/VCI: Virtual Path
Identifier / Virtual Channel Identifier) is placed in
the header of the ATM cell and the ATM cell is sent to a
20 destination via a predetermined ATM connection in an ATM
network in accordance with the VPI/VCI, whereby the
information that has been encapsulated in the payload is
transmitted.

In the field of mobile communications, data is
25 transmitted upon being converted by compression
processing to a data format having a low bit rate in
order to utilize the communication bandwidth
effectively. When information having such a low bit

Sub
A1

00444341-44300

Yel
Caf

15
20
25

A short cell is composed of a short-cell header of fixed length and a short-cell payload of variable length. Encapsulated in the short-cell header are (1) a

CID (a Channel Identifier of the short cell) for identifying the short-cell connection, (2) an LI (Length Indication) indicating the payload length of the short cell, and (3) user-to-user indication UUI, etc. The
5 above-mentioned information of low bit rate is encapsulated in the payload of the short cell. It should be noted that the LI is the result of subtracting four from the length of the short cell (the length of the short packet).

10 An AAL2-compliant cell contains a plurality of short cells in multiplexed form. If part of a short cell will not fit in the payload of a single AAL2 cell, the remaining portion of the short cell is mapped to the next AAL2 cell, as shown in Fig. 56. (This is referred
15 to as "overlap".) The AAL2 cells are then sent to a destination via the predetermined ATM connection in accordance with the VPI/VCI contained in the headers.

In a case where an AAL2 cell is transmitted by an ATM connection, the following problem arises: A
20 plurality of short cells having different CIDs are multiplexed in the payload of the AAL2 cell, as mentioned above. Since an ATM switch performs a switching operation on a per-ATM-cell basis, however, short cells cannot be switched individually and, hence,
25 each short cell cannot be sent to the desired destination.

Accordingly, the ATM switch extracts the plurality of short cells from an AAL2 cell input thereto,

generates a plurality of standard ATM cells (referred to as "partially filled cells") in each payload of which one short cell is planted (see Fig. 57), and performs switching per each partially filled cell, thereby making it possible to realize switching on a per-short-cell basis. A partially filled cell switched by the ATM switch is stored temporarily in a memory provided on the output side of the ATM switch and is restored to the format of an AAL2 cell as appropriate and transmitted over a line. If the partially filled cell resides in memory for an extended period of time in this case, a malfunction occurs because the memory becomes filled to capacity and cannot store newly arriving partially filled cells. In order to utilize the memory effectively and prevent the occurrence of malfunction, therefore, control is necessary to discard partially filled cells resident in memory for too long.

Fig. 58 is a diagram showing a conventional arrangement for implementing such cell discard control. The components include a vacant-address management FIFO 101; an input-data storage memory 102 for storing input data and its data arrival time as well as chain data (not shown) indicating the order ($a \rightarrow b \rightarrow c$) in which the input data arrived; a time counter (timer) 103 for monitoring present time; a register 104 indicating chain starting position; a delay-stipulation-time comparator 105 for comparing the present time and the arrival time to determine whether a delay stipulation time has

elapsed; and a register 106 for storing the delay stipulation time.

The vacant-address management FIFO 101 manages vacant addresses of the input-data storage memory 102.

- 5 The latter accepts a write address WADD from the vacant-address management FIFO 101 and stores input data as well as a time-stamp value (the present time) that is output from the time counter 103. The stored data is connected by the chain data in the order of entry. The
- 10 delay-stipulation-time comparator 105 periodically (1) calculates the difference between the arrival time of the leading data pointed to by the register 104, which indicates the chain starting position, and the present time output by the time counter 103, (2) compares this
- 15 difference with a stipulated value that has been set in the register 106, which stores the delay stipulation time, and (3) if the difference exceeds the stipulated value, i.e., if the following relation holds:

- (arrival time + delay stipulation time) \leq present time
- 20 commands the discarding of the data on the grounds that the data has been residing in memory for too long, thereby making available the address that stored this data. The cell discarding processing is repeated treating the leading data as the next item of data in
- 25 the order of input.

In accordance with ITU-T Recommendation I.363.2, the length of a short packet is such that a variable-length cell having a length of from 4 to 48 bytes is

used as a default. However, transmission of information in excess of 48 bytes, up to a maximum length of 67 bytes (a maximum length of 64 bytes for the payload of the short packet) is allowed as an option.

5 Figs. 59A and 59B illustrate an example of a short packet the length of which exceeds 48 bytes in the AAL Type 2 format, in which Fig. 59A shows a case in which a 64-byte short packet overlaps two cells and Fig. 59B a case in which the 64-byte short packet overlaps three
10 cells. The OSF (offset) within the STF (start field) provided as the first byte of the ATM cell payload is for the purpose of indicating the position at which the leading edge of the short packet is located. The OSF indicates the number of offset bytes from the STF to the
15 beginning of the leading edge of the short packet.

According to the prior art, it is assumed that the short cell is 48 bytes or less. A separating unit extracts one short cell from the AAL2 cell before the cell enters an ATM switch, converts this to a partially
20 filled cell and inputs each of the partially filled cells to the ATM switch. However, if a short cell exceeds 48 bytes, the fact that the payload length of a partially filled cell (i.e., the payload length of the ATM cell) is only 48 bytes per cell means that the
25 separating unit cannot process a short cell having a length greater than the payload length. In other words, the prior art is such that it is not possible to handle a short cell having a length of 49 to 67 bytes.

In addition to not being able to accommodate input cells having a length greater than 48 bytes, the prior art is such that cell discard processing is executed on a cell-by-cell basis with regard to partially filled
5 cell, making it impossible to discard these cells in units of a plurality of partially filled cells at a time.

SUMMARY OF THE INVENTION

Accordingly, an object of the present invention is
10 to enable the processing of a short cell having a length greater than 48 bytes.

Another object of the present invention is to make possible the use of an already existing ATM switch for the processing of standard ATM cells.

15 A further object of the present invention is to arrange it so that when a short packet having a length of greater than 48 bytes is split into two portions and the two portions are accommodated in payloads of respective ones of first and second ATM cells (first-
20 half and second-half cells, respectively) and then transmitted, it is possible to detect the fact that one of the ATM cells has been discarded on a transfer path.

A further object of the present invention is to detect the fact that one of the ATM cells has been
25 discarded during the course of transmission, this being accomplished using a sequence number, a code number or an error detection code.

Another object of the present invention is to so

arrange it that when one of the ATM cells has been discarded during the course transmission, significant data accommodated in the other ATM cell is discarded to manage the quality of the data transmission.

5 Another object of the present invention is to utilize data effectively and manage the quality of data transmission by discarding the first-half cell from memory if, after the first-half cell arrives, the second-half cell fails to arrive upon elapse of a
10 predetermined period of time.

Still another object of the present invention is to utilize memory effectively and manage the quality of data transmission by discarding short-packet data from the memory if, after the arrival of a second-half cell
15 or after the arrival of a cell that is 48 bytes or less, short-packet data accommodated in these cells is not read out of the memory and sent to a line upon elapse of a predetermined period of time.

According to the present invention, a cell
20 processing apparatus splits a short packet, which has a length greater than a length L ($= 48$) bytes capable of being accommodated in one ATM cell, into two portions so as to be accommodated respectively in first and second ATM cells, accommodates (1) one of the short-packet
25 portions and (2) short-packet length information in a payload area of the first ATM cell, accommodates an other short-packet portion, which could not be accommodated in the first ATM cell, in a payload area of

the second ATM cell, and inputs each of the ATM cells to an ATM switch. The cell processing apparatus according to the present invention further extracts the short-packet portions accommodated in respective ones of the first and second ATM cells upon referring to the short-packet length information that has been accommodated in the first ATM cell output from the ATM switch, restores the original short packet whose length exceeds L bytes using the short packet portions, and sends the restored short packet to a line in the AAL2 cell format. As a result, a short cell having a length greater than 48 bytes can be processed and, moreover, and already existing ATM switch can be used.

In the cell processing apparatus according to the present invention, various methods of splitting up a short cell whose length is greater than 48 bytes are conceivable. A first method includes (1) splitting a short packet so as to accommodate one of short packet portions having a preset length in a first ATM cell and remaining short packet portion in a second ATM cell and (2) adding on length information so that it can be determined whether the first and second ATM cells are cells that have been produced by splitting a short packet and so that the length of the short packet portion in each cell can be identified. A second method includes (1) splitting a short packet so as to accommodate 48-byte short packet portion in a first cell and remaining short packet portion in a second cell and

(2) making length information LI of the first cell equal to zero and length information LI of the second cell the length of the short packet.

If a short packet is split in the manner described
5 above, then the side on which packet restoration is performed can determine whether a cell is one that has been produced by splitting a short packet whose length is greater than 48 bytes, can identify the length of the short packet portion in each cell and can restore
10 correctly the original short packet the length of which is greater than 48 bytes.

The cell processing apparatus of the present invention (1) adds on sequence-number information in a specific area of each of first and second cells, or (2)
15 adds on cell-identification code information in a specific area of each of first and second cells, or (3) adds on an error detection code, which has been created using all significant data of a short packet, in a specific area of the second cell. By thus adding on a
20 sequence number, code information or an error detection code, discarding of a cell during the course of transfer can be detected on the restoration side and the quality of data transmission can be maintained by discarding the other cell that constitutes the pair with the cell whose
25 discarding has been detected.

An ATM exchange according to the present invention comprises (1) a preprocessor for receiving a short packet in AAL Type 2 cell format, the short packet

having a length greater than a length of L bytes capable of being accommodated in one ATM cell, splitting the short packet and converting it to two standard ATM cells; (2) an ATM switch for switching the standard ATM cells; (3) an ATM switch for switching the standard ATM cells, which enter from the preprocessor, to a prescribed outbound path upon referring to headers of the ATM cells; and (3) a restoration unit, which is provided on the outbound-path side of the ATM switch, for receiving the two standard ATM cells created based upon the split short packet, assembling the original short packet, the length of which is greater than L bytes, using the standard ATM cells, and outputting the short packet to a line in an AAL Type 2 cell format. In accordance with this ATM exchange, a short cell having a length greater than 48 bytes can be processed.

The ATM exchange according to the present invention is such that if a second-half cell does not arrive upon elapse of a set period of time following arrival of the first-half cell, it is construed that the second-half cell was discarded during the course of a transfer and the first-half cell constituting the pair with the second-half cell is discarded. Further, if, following the arrival of the second-half cell, this cell is not sent to a line upon elapse of a set period of time, the first-half cell, which has already arrived, and the second-half cell are discarded. If this arrangement is adopted, memory can be utilized effectively and the quality of the data transmission can be maintained.

Other features and advantages of the present invention will be apparent from the following description taken in conjunction with the accompanying drawings.

5 BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1A and 1B are diagrams useful in describing an overview of the present invention;

Fig. 2 is a diagram showing an example of a first partially filled cell;

10 Fig. 3 is a diagram showing an example of a second partially filled cell;

Fig. 4 is a table showing an example of length information (LI) and numbers of bytes into which a short packet is split;

15 Fig. 5 is a diagram showing an example of a third partially filled cell;

Fig. 6 is a diagram showing an example of a fourth partially filled cell;

20 Fig. 7 is a diagram showing an example of a fifth partially filled cell;

Fig. 8 is a diagram showing an example of a sixth partially filled cell;

Fig. 9 is a diagram showing an example of a seventh partially filled cell;

25 Fig. 10 is a table (part 1) useful in describing LI values of first and second partially filled cells according to a seventh embodiment;

Fig. 11 is a table (part 2) useful in describing LI

showing the correspondence between a count value and a select signal;

Fig. 21 is a block diagram showing an example of the construction of an AAL2 cell forming unit according to the second embodiment;

Fig. 22 is a block diagram showing an example of the construction of a partially filled cell forming unit according to a third embodiment of the present invention;

Figs. 23A, 23B and 23C are correspondence tables showing the correspondence between a count value and a select signal;

Fig. 24 is a block diagram showing an example of the construction of an AAL2 cell forming unit according to the third embodiment;

Fig. 25 is a block diagram showing an example of the construction of a partially filled cell forming unit according to a fourth embodiment of the present invention;

Figs. 26A, 26B and 26C are correspondence tables showing the correspondence between a count value and a select signal;

Fig. 27 is a block diagram showing an example of the construction of an AAL2 cell forming unit according to the fourth embodiment;

Fig. 28 is a block diagram showing an example of the construction of a partially filled cell forming unit according to a fifth embodiment of the present

the construction of a partially filled cell forming unit according to the eighth embodiment of the present invention;

5 Figs. 38A, 38B and 38C are correspondence tables showing the correspondence between a count value and a select signal;

Fig. 39 is a block diagram showing an example of the construction of an AAL2 cell forming unit according to the eighth embodiment;

10 Fig. 40 is a diagram useful in describing an overview of cell discard control according to the present invention;

Fig. 41 is a block diagram showing a first arrangement for implementing cell discard control according to the present invention;

Fig. 42 is a flowchart of cell arrival processing;

Fig. 43 is a flowchart of polling processing;

Fig. 44 is a diagram showing an example of the content of a RAM for storing input data;

20 Fig. 45 is a block diagram showing a second arrangement for implementing cell discard control according to the present invention;

Fig. 46 is a diagram useful in describing a chain address Cadd;

25 Fig. 47 is a flowchart (part 1) of time-stamp processing;

Fig. 48 is a flowchart (part 2) of time-stamp processing;

Fig. 49 is a flowchart of discard processing in response to a delay;

Fig. 50 is a block diagram showing a third arrangement for implementing cell discard control
5 according to the present invention;

Fig. 51 is a flowchart (part 1) of time-stamp processing;

Fig. 52 is a flowchart (part 2) of time-stamp processing;

10 Fig. 53 is a flowchart of discard processing in response to a delay;

Fig. 54 is a diagram useful in describing the format of an AAL2 cell;

Fig. 55 is a table useful in describing the formats
15 of an AAL2 cell and short cell;

Fig. 56 is a conceptual view of a transfer scheme in accordance with AAL Type 2;

Fig. 57 is a diagram useful in describing the formats of the AAL2 cell, short cell and partially
20 filled cell;

Fig. 58 is a diagram useful in describing an overview of discard control according to the prior art; and

Figs. 59A, 59B are diagrams illustrating a 64-byte
25 short cell (AAL2 cell).

DESCRIPTION OF THE PREFERRED EMBODIMENTS

(A) Overview of the invention

Fig. 1A is a diagram illustrating an overview of

Downloaded from www.worldscientific.com

the present invention, and Fig. 1B is a conceptual view in which a short packet having a length of 64 bytes is transferred in the format of a cell compliant with the standard of AAL Type 2, converted to partially filled
5 cells and then converted back to the AAL2 cell.

As shown in Fig. 1A, a separation processor 1 receives AAL2 cells AC1, AC2 from a line and, when the length of a short packet (short cell) exceeds 48 bytes, splits the short packet into two partially filled cells
10 PC1, PC2 and then transmits these cells to an ATM switch 2. The two partially filled cells switched by the ATM switch 2 enter a restoration processor 3, which reassembles the partially filled cells back into the short packet and outputs the short packet in AAL Type 2
15 cell format to a line.

The separation processor 1 receives the AAL2 cells AC1, AC2. If the length of a short packet (the hatched portion) exceeds 48 bytes (the length is 64 bytes in the example of Figs. 1A, 1B), the separation processor 1
20 splits one short packet into the partially filled cells PC1, PC2 and inputs the partially filled cells to the ATM switch 2. The ATM switch 2 routes the two input partially filled cell PC1, PC2 to a desired output port by processing similar to that for switching standard ATM
25 cells (i.e., processing for routing the cells upon referring to the ATM cell headers, especially VPI and VCI). The restoration processor 3 then reassembles the two partially filled cells back into one short packet

and sends the short packet in AAL Type 2 cell format to the line leading in the direction of the destination.

More specifically, since the 64-byte short packet will not fit into the payload of one ATM cell, it is transferred in two or three cells. The separation processor 1 makes a conversion from the AAL2 format to the partially filled cell format and inputs the partially filled cells to the ATM switch 2. The latter refers to the VPI and VCI of the individual partially filled cells and transfers the partially filled cells to the desired output port. An ordinary short packet having a length of 48 bytes or less is capable of being transferred by one partially filled cell. However, if the short packet has a length exceeding 48 bytes, the payload (48 bytes) of one ATM cell will not furnish sufficient area. For this reason the excessively long short packet is split into the two partially filled cells PC1, PC2, which are then transmitted. The restoration processor 3 provided on the side that receives the partially filled cells, reassembles the short packet at the moment the two partially filled cells are in possession and outputs the short packet to the line in the AAL2 cell format.

In this case it is possible for the two partially filled cells PC1, PC2 to be discarded along the transfer path on which these cells pass through the ATM switch 2 and are reassembled back into the short packet. If one of the partially filled cells has been discarded, the

other partially filled cell also needs to be discarded because the original short packet can no longer be restored. Accordingly, sequence numbers, for example, are inserted into the two partially filled cells PC1,
5 PC2 beforehand so that the discarding of a partially filled cell can be detected. Then, at the moment two cells have been received correctly, which is determined by referring to the sequence numbers, the cells are restored to the short packet having the length of 64
10 bytes. If it is found that the sequence numbers are not consecutive, however, it is construed that one of the partially filled cells has been discarded along the transfer path and, hence, the other partially filled cell is discarded as well. Another way to detect the
15 discarding of a cell is to calculate an error detection/correction code, e.g., a BIP (Bit Interleaved Parity), with regard to significant data contained in a cell, and transmit the code together with the partially filled cell. If there is an error on the receiving
20 side, then the partially filled cell is discarded.

Thus, if a short packet having a length greater than 48 bytes arrives in a form mapped to two or more AAL2 cells, the ATM exchange forms the short packet into two partially filled cells in such a manner that
25 processing can be executed in standard ATM-cell units, switches the cells, reassembles the two partially filled cells into AAL2 cells and sends the AAL2 cells to a line. As a result, the switching of a short packet

having a length greater than 48 bytes can be carried out using an ATM switch that handles standard ATM cells.

(B) Forming short packet cell into partially filled cells

5 As described above, the present invention is such that a short packet having a length that exceeds 48 bytes is required to be converted to two partially filled cells. Accordingly, various embodiments of methods of forming partially filled cells will be
10 described below. The length of the short packet in these embodiments is assumed to be 64 bytes, by way of example.

(a) First method of forming partially filled cells

Fig. 2 is a diagram useful in describing a first
15 embodiment in which a 64-byte short packet SPKT that has arrived in a form mapped to two or more AAL2 cells AC1, AC2 is split into two partially filled cells PC1, PC2. According to the first embodiment, the payload area of the first partially filled cell PC1 is used in its
20 entirety and the remaining data is transmitted by the second partially filled cell PC2. Since the payload of the first partially filled cell PC1 is 48 bytes, the data is transmitted upon mapping 48 bytes of data to the payload of the first partially filled cell PC1 and
25 mapping the remaining 16 bytes of data to the payload of the second partially filled cell PC2. Here the length information LI contained in the header SCH of the short packet (the short-cell header) is included in the first

partially filled cell PC1. In a case where the first
and second partially filled cells are restored to the
64-byte short packet SPKT, therefore, the length of the
short packet included in the arriving second partially
5 filled cell can be determined based upon the length
information LI.

(b) Second method of forming partially filled
cells

Fig. 3 is a diagram useful in describing a second
10 embodiment in which the 64-byte short packet SPKT that
has arrived in a form mapped to two or more AAL2 cells
AC1, AC2 is split into two partially filled cells PC1,
PC2. The second embodiment illustrates a case where
transfer is performed using 32-byte payload areas in
15 each of the two partially filled cells PC1, PC2.
According to the second embodiment, it is necessary for
the separation processor and the restoration processor
to decide between them how to split the short packet
depending upon the length thereof.

20 Fig. 4 is a table showing an example of the
relationship between the short-packet length information
LI and numbers of bytes into which a short packet is
split. It should be noted that the length information
LI is a value obtained by subtracting four from the
25 length of the short packet. The reason for this is as
follows: Since the number of bits allocated to LI is
six, length can be expressed only up to 64 ($= 2^6$) bytes.
Accordingly, it is so arranged that short packets having

If the length of a short packet is 49 bytes or greater, then the short packet is split in the manner indicated by the table. For example, if the length of a short packet is 49 bytes, the packet is split into 24-byte and 25-byte cells. If the length of a short packet is 50 bytes, the packet is split into two cells of 25 bytes each.

10

15

On the side that receives the partially filled cells (i.e., in the restoration processor), reference is

had to the serial numbers to determine whether a cell has been discarded while in transit.

It should be noted that an error correction/detection code can be added onto a serial number so as to provide greater reliability. Further, the sequence-number areas SNA1, SNA2 may each consist of a plurality of bits in order to raise the precision with which the discarding of cells is detected. For example, if a 3-bit sequence number is used, the sequence number can take on values of 0 to 7 and the discarding of up to a maximum of seven cells can be detected. Furthermore, other code information that makes it possible to identify the first and second partially filled cells can be used instead of serial numbers.

(d) Fourth method of forming partially filled cells

Fig. 6 is a diagram useful in describing a fourth embodiment in which the 64-byte short packet SPKT that has arrived in a form mapped to two or more AAL2 cells AC1, AC2 is split into two partially filled cells PC1, PC2. The fourth embodiment is an example in which the short-cell header SCH of a received short cell SPKT is added onto both of the first and second partially filled cells PC1, PC2 as is, and an area (e.g., S-HEC, etc.) of the cell header SCH not used in the device is employed as a bit area for a sequence number.

If the error control information of the S-HEC area is recalculated and added on when the first and second

partially filled cells PC1, PC2 are restored to an AAL2 cell, the S-HEC area can be used as an area for a sequence number. In a case where a new CID is added on again when the CID area of the partially filled cell
5 PC1, PC2 is restored to the AAL2 format, the sequence number can be transferred also using the CID area.

(e) Fifth method of forming partially filled cells

Fig. 7 is a diagram useful in describing a fifth embodiment in which the 64-byte short packet SPKT that
10 has arrived in a form mapped to two or more AAL2 cells AC1, AC2 is split into two partially filled cells PC1, PC2. The fifth embodiment illustrates an example of a case in which, in addition to splitting a short packet into partially filled cells according to the second
15 embodiment shown in Fig. 3, the ATM cell header areas of the partially filled cells PC1, PC2 are used as sequence-number information areas. Adding the bits of the VPI and VCI areas of the ATM cell header gives a total of 28 bits. Depending on the system, there are
20 instances where these areas are not used in their entirety. The fifth embodiment shown in Fig. 7 illustrates an example in which bits on the higher-order bit side of the VPI area that are not used in the system are employed as a sequence-number information area. The
25 HEC area in the header of the ATM cell may also be used.

(f) Sixth method of forming partially filled cells

Fig. 8 is a diagram useful in describing a sixth

6044424

embodiment in which the 64-byte short packet SPKT that has arrived in a form mapped to two or more AAL2 cells AC1, AC2 is split into two partially filled cells PC1, PC2. The sixth embodiment is an example in which, in
5 the splitting of a short packet into partially filled cells according to the first embodiment shown in Fig. 2, an error detection code is added on and error detection is performed on the receiving side, as a result of which the discarding of cells is detected.

10 The sixth embodiment illustrates an example of a case where BIP-8 is used as the error detection code. The separation processor on the transmitting side adopts a specific 1-byte area (e.g., the final byte) of the second partially filled cell PC2 as a calculation-result
15 storage area BIPA for BIP-8, calculates the BIP (Bit Interleaved Parity) for each 64-byte short packet, stores the 8-bit result of calculation in the BIP area BIPA and then transmits the second partially filled cell PC2.

20 The restoration processor on the receiving side compares the value of the received BIP and the result of BIP calculation performed using the data of the received partially filled cells. If there is an error, i.e., if the two values do not match, the restoration processor
25 construes that a discard or bit error has occurred and discards the incomplete part of the received data.

(f-1) When second partially filled cell PC2 is
discarded

When the first partially filled cell PC1 arrives, referring to the LI of this cell makes it possible to determine the remaining length of the cell that should be contained in the second partially filled cell PC2, which arrives next. If the second partially filled cell PC2 does arrive because it has not been discarded, the BIP value that has been stored in the second partially filled cell PC2 will match the BIP value calculated using the data from first and second partially filled cells that have arrived, as a result of which it is judged that arrival took place normally. If the second partially filled cell is discarded along the transfer path, the BIP values will not match, making it possible to detect that the second partially filled cell has been discarded or that an error has occurred.

(f-2) When first partially filled cell PC1 is discarded

When the first partially filled cell PC1 has been discarded during transfer, the second partially filled cell arrives first. The BIP calculation, therefore, is carried out when the next cell arrives. However, since the calculation is performed at locations in both the data string and bit string that differ from those of the original data, the BIP values will not agree and, hence, an anomaly can be detected.

Though the BIP is used above, another code (a CRC code, etc.) giving a higher error-detection precision can be used instead of the BIP.

(g) Seventh method of forming partially filled cells

Fig. 9 is a diagram useful in describing a seventh embodiment in which the 64-byte short packet SPKT that has arrived in a form mapped to two or more AAL2 cells AC1, AC2 is split into two partially filled cells PC1, PC2. According to the seventh embodiment, the short packet SPKT is split into the first and second partially filled cells PC1, PC2 in a manner similar to that of the first embodiment shown in Fig. 2. The short-cell header SCH is added onto both of these partially filled cells and the length information LI within the header of each partially filled cell is used to determine whether the cell is the first partially filled cell or second partially filled cell obtained at splitting of the short packet into the partially filled cells. It should be noted that LI = 000000 is taken to indicate a length of 48 bytes. If the length of a short packet exceeds 48 bytes in the seventh embodiment, the length of the significant data in the first partially filled cell PC1 is fixed at 48 bytes and the remaining significant data is mapped to the second partially filled cell PC2. These cells are then transmitted.

Figs. 10 and 11 are tables showing the relationship among the length of an arriving short packet, the LI of an arriving cell, the length of significant data in a first cell, the LI of the first cell, the length of significant data in a second cell and the LI of the

second cell. For lengths of arriving short packets of up to 48 bytes, all significant data is transmitted upon being mapped to one partially filled cell. When the length of an arriving short packet exceeds 48 bytes, however, the leading 48 bytes of significant data are mapped to the first partially filled cell PC1, the LI thereof becomes 000000, the remaining significant data is mapped to the second partially filled cell PC2 and the LI thereof becomes equal to the short-packet length minus four $[(\text{short-packet length}) - 4]$. The data is then transmitted.

The area for LI serving as the length information consists of only six bits. Consequently, a single partially filled cell created from a short packet of 48 bytes or less without splitting the short packet and each of the cells obtained by splitting a short packet of greater than 48 bytes into two partially filled cells cannot be uniquely identified. In the example of the table shown in Fig. 11, therefore, use of 4-byte short packet, for which there is little possibility of utilization, is prohibited. Instead, a cell for which "LI = 0" holds is adopted as the first partially filled cell obtained by splitting an AAL2 cell of greater than 48 bytes into two cells, and a cell for which "LI \geq 45" holds is adopted as the second partially filled cell obtained by splitting the AAL2 cell of greater than 48 bytes. Accordingly, by appending the above-mentioned LI value to each partially filled cell, the first and

second cells can be distinguished from each other and, even when the length of a short packet is 48 bytes or less, it is possible to identify a cell as being a partially filled cell of 48 bytes or less. The LI of a received partially filled cell is referred to on the side that received the partially filled cell. If the LI has a value of 1 to 44, it is judged that the cell did not result from splitting. If $LI = 0$ holds, on the other hand, it is judged that the cell is the first cell that is the result of splitting. If LI has a value of 45 or greater, it is judged that the cell is the second cell resulting from splitting.

Further, the length of data mapped to the second partially filled cell PC2 is $(LI - 44)$ because the overall data length is $(LI + 4)$ and 48 bytes are mapped to the first partially filled cell PC1.

By determining that cells for which $LI = 0$ holds are contiguous, the fact that a second partially filled cell PC2 has been discarded during transfer can be detected. By determining that cells for which $LI \geq 45$ holds are contiguous, the fact that a first partially filled cell PC1 has been discarded during transfer can be detected.

(h) Eighth method of forming partially filled cells

Fig. 12 is a diagram useful in describing an eighth embodiment in which the 64-byte short packet SPKT that has arrived in a form mapped to two or more AAL2 cells

AC1, AC2 is split into two partially filled cells PC1,
PC2. According to the eighth embodiment, the short
packet SPKT is split into the first and second partially
filled cells PC1, PC2. The short-cell header SCH is
5 added onto both of these partially filled cells,
overall-length information [= (short-packet length) - 4]
of the short packet is indicated by the length
information LI of the first partially filled cell PC1,
and the length of data mapped to the second partially
10 filled cell PC2 is indicated by the length information
LI of the second partially filled cell PC2. A code
number for identifying whether a cell is the first
partially filled cell PC1 of second partially filled
cell PC2 is inserted into each cell as the final byte
15 thereof.

In a case where the length of a short packet
exceeds 48 bytes so that the short packet is split into
two cells, namely the first and second partially filled
cells PC1, PC2, significant data having a fixed length
20 of, e.g., 32 bytes, is mapped to the first partially
filled cell PC1 and the remaining data is mapped to the
second partially filled cell PC2. The length indication
LI of the second partially filled cell PC2 indicates the
length of the remaining data. The codes for determining
25 whether a cell is the first partially filled cell PC1 or
second partially filled cell PC2 is inserted into each
cell.

Figs. 13 and 14 are tables showing the relationship

among the length of an arriving short packet, the LI of
an arriving cell, the length of significant data in a
first cell, the LI of the first cell, the length of
significant data in a second cell and the LI of the
5 second cell. For lengths of arriving short packets of
up to 48 bytes, all significant data is transmitted upon
being mapped to one partially filled cell. When the
length of an arriving short packet exceeds 48 bytes,
however, the leading 32 bytes of significant data are
10 mapped to the first partially filled cell PC1, the LI
thereof becomes $[(\text{short-packet length}) - 4]$, the
remaining significant data is mapped to the second
partially filled cell PC2 and the LI thereof becomes the
length of the remaining significant data. The data is
15 then transmitted.

(C) Overall construction of ATM exchange

Fig. 15 is a block diagram showing the overall
construction of an ATM exchange that supports a 64-byte
short cell. The ATM exchange includes an ATM switch 10
20 and line interfaces 11 to 13. Each line interface
converts an AAL2 cell, which has entered from a
corresponding transmission line, to partially filled
cells and then outputs the partially filled cells, and
each line interface multiplexes short cells, which are
25 contained in partially filled cell that enter from the
ATM switch 10, and send the multiplexed cells to the
corresponding transmission line. The line interfaces 11
to 13 respectively include separation units 11a to 13a

for converting AAL2 cells to partially filled cells and outputting the same, and multiplexers 11b to 13b for multiplexing short cells contained in partially filled cells and outputting them in the AAL2 format. The

5 separation units 11a - 13a function to convert AAL2 cells to partially filled cells, split a short packet that exceeds 48 bytes into the first and second partially filled cells PC1, PC2 and send these partially filled cells to the ATM switch 10. Each multiplexer has

10 restoration functions for multiplexing short cells contained in a plurality of partially filled cells of a length less than 48 bytes, assembling a short packet of a length greater than 48 bytes using the short-packet portions contained in two partially filled cells having

15 identical VPI/VCI values, and outputting the assembled short packet to a line.

If, when an AAL2 cell has entered from a line, the AAL2 cell contains one or more short cells of less than 48 bytes, the corresponding separation unit generates a

20 partially filled cell for each short cell and inputs the partially filled cell to the ATM switch 10. The latter routes each partially filled cell to a predetermined output port upon referring to the VPI/VCI. The multiplexer of the interface on the output side

25 multiplexes short cells having the same direction among the short cells contained in each of the partially filled cells, creates an AAL2 cell and outputs the same to the line.

If, when an AAL2 cell has entered from a line, the AAL2 cell contains a short cell having a length that exceeds 48 bytes, the corresponding separation unit converts the short cell to two partially filled cells
5 (of identical VPI/VCI values) and inputs the partially filled cells to the ATM switch 10. The latter routes each partially filled cell to a predetermined output port upon referring to the VPI/VCI. The multiplexer of the interface on the output side restores a short packet
10 having a length greater than 48 bytes from two partially filled cells having identical VPI/VCI values and outputs the short packet to the line in the AAL2 format. As a result of the foregoing operation, the switching of short packets having lengths greater than 48 bytes can
15 be perform using a standard ATM switch.

(D) Partially filled cell forming unit and
AAL2 cell forming unit

(a) First embodiment of partially filled cell
forming unit and AAL2 cell forming unit

20 Fig. 16 is a block diagram showing a first embodiment of the construction of a partially filled cell forming unit for implementing the processing for forming partially filled cells described above in conjunction with Fig. 12. According to the processing
25 for forming partially filled cells shown in Fig. 12, when the length of a short packet SPKT contained in a plurality of AAL2 cells exceeds 48 bytes, 32-byte significant data is mapped to the first partially filled

assigned to the partially filled cell to be output.

More specifically, if LI is 44 or less, no code number is generated. If LI is 45 or greater, however, the length of the short packet is greater than 48 bytes.

- 5 Accordingly, 0 is output in conformity with the timing at which the first partially filled cell is output and 1 is output in conformity with the timing at which the second partially filled cell is output.

- When the length of a short packet exceeds 48 bytes
- 10 (LI \geq 45), an LI creation unit 56 calculates and outputs the LI value of the short-packet header added onto the second partially filled cell PC2. Since the length of the short cell that has arrived is (LI + 4) bytes and the length of data sent by the first partially filled
- 15 cell PC1 is 32 bytes, the length of data sent by the second partially filled cell PC2 is (LI - 28) bytes. Since 000000 is adopted as the length of one byte, 000001 as the length of two bytes, ..., 111111 as the length of 64 bytes, the LI creation unit 56 performs the
- 20 calculation (LI - 29), calculates the LI to be added onto the second partially filled cell and outputs the same.

- A counter 57 is a modulo-53 counter, i.e., a counter which counts a clock from 0 to 52 in sync with a
- 25 cell-frame signal and outputs the value of the count. The counts of 0 to 52 correspond to 1 to 53 bytes of the AAL2 cell. In accordance with the LI and the value of the count, a select-signal creation unit 58 instructs a

selector 59 as to which input signal applied thereto is to be selected. The selector 59 selects the input signal of which it has been instructed and outputs a partially filled cell. For example, the select-signal creation unit 58 (i) outputs a select signal in accordance with Fig. 17A if $LI < 45$ holds, (ii) outputs a select signal in accordance with Fig. 17B if $LI > 44$ holds and the first partially filled cell PC1 is created and output, and (iii) outputs a select signal in accordance with Fig. 17C if $LI > 44$ holds and the second partially filled cell PC2 is created and output.

When a short packet having a length of 48 bytes or less is converted to a partially filled cell, all of the significant data of the short packet can be stored in the payload of one ATM cell (partially filled cell). The selector 59, therefore, as shown in Fig. 17A, selects (1) and outputs an ATM cell header when the count is 0 to 4; selects (2) and outputs short-packet data when the count is 5 to $(LI + 8)$, i.e., in the interval of the length of the significant data; and selects (4) and outputs "0" when the count is $(LI + 9)$ to 52.

On the other hand, when a short packet having a length that exceeds 48 bytes is converted to partially filled cells, the output of the select-signal creation unit 58 differs depending upon whether the cell is the first partially filled cell PC1 or the second partially filled cell PC2.

When the first partially filled cell PC1 is output, the selector 59, as shown in Fig. 17B, selects (1) and outputs an ATM cell header when the count is 0 to 4; selects (2) and outputs the short-packet data of the leading 32 bytes when the count is 5 to 36; selects (4) and outputs the fixed value "0" if the count becomes 37 or greater; and selects (3) and outputs a code signal indicating that the cell is the first partially filled cell of the count becomes 52. It should be noted that a short-cell header that contains the length indication LI has been mapped to the payload of the first partially filled cell PC1.

When the second partially filled cell PC2 is output, the selector 59, as shown in Fig. 17C, selects (1) and outputs an ATM cell header when the count is 0 to 4. Next, in order to output 0s for the portion of the 3-bytes short-cell header SCH with the exception of LI as well as a numerical value, which indicates the length of the remaining data, for the LI portion, the selector 59 selects (4) and outputs 0 when the count is 5 and 7, and selects (5) and outputs the LI value of the second partially filled cell PC2 when the count is 6. Further, the selector 59 selects (2) and transmits the remaining short-packet data in the interval of the remaining significant-data length when the count is 8 to (LI-21). If the count becomes (LI-21) + 1 or greater, the selector 59 selects (4) and outputs the fixed value "0". If the count becomes 52, the selector 59 selects

(3) and outputs the code number indicating that the cell is the second partially filled cell.

Fig. 18 is a block diagram showing the construction of an AAL2 cell forming unit for restoring and
5 outputting AAL2 cells from the two partially filled cells created by the partially filled cell forming unit of Fig. 16.

When the first and second partially filled cells PC1, PC2 enter, a controller 61 refers to the LI value
10 of each cell, extracts the short packet and stores it in a short-cell buffer 62. Since a short packet that exceeds 48 bytes arrives upon being split into first and second cells, one short packet is completed when two successive cells have arrived. Accordingly, the
15 controller 61 checks the code number of the input cells and creates a short packet which exceeds 48 bytes in the short-cell buffer 62.

Anticipated code values of the first and second partially filled cells PC1, PC2 have been stored in a
20 conversion table 63. The controller 61 therefore obtains the anticipated code values from the conversion table 63 based upon the VPI/VCI values of the input cells and determines, based upon these values, whether an input cell is missing or not. For example, the
25 controller 61 compares the first anticipated code value and the code number contained in the first cell when the first cell enters and compares the second anticipated code value and the code number contained in the second

cell when the second cell enters. If the discarding of one cell occurs along the path, therefore, the code number of the partially filled cell that has arrived will be different from the anticipated value. This
5 makes it possible to detect that a cell has been discarded. Since a short packet cannot be completed if discarding of a cell occurs, the half of the data in the partially filled cell that has already arrived and been stored in the short-cell buffer 62 is discarded.

10 At the same time that it reads an anticipated code value out of the conversion table 63, the controller 61 reads the VPI/VCI/CID added onto the AAL2 cell out of the conversion table 63 and inputs the VPI/VCI values to a selector 67. The controller 61 inputs the read CID to
15 the short-cell buffer 62 so that the CID of the short-cell header already stored in the short-cell buffer 62 is replaced by this input CID.

An STF calculation unit 64 obtains a transmission-wait byte count from the LI value of the short-cell
20 header and the number of bytes already transmitted by the first AAL2 cell, calculates the offset value OSF within the start field STF from the transmission-wait byte count and outputs the offset value. By way of example, if the number of remaining bytes of a short
25 packet that could not be sent by the first AAL2 cell is ten, then the OSF of the AAL2 output next will be ten. If the remaining number of bytes is 47 or greater, then OSF will be 47.

A modulo-53 counter 65 counts the clock from 0 to 52 in sync with the cell-frame signal and outputs the value of the count. The counts of 0 to 52 correspond to 1 to 53 bytes of the AAL2 cell. In accordance with the count and the absence or presence of data to be sent, as indicated in the table TL in Fig. 18, a select-signal creation unit 66 instructs a selector 67 as to which input signal of input signals (1) to (4) applied thereto is to be selected.

10 The selector 67 selects and outputs the input signals (1) to (4) of which it has been instructed. Specifically, the selector 67 outputs VPI/VCI when the count is 0 to 4, outputs the start field STF when the count is 5, and outputs cell data when the count is 6 to 52. A first AAL2 cell is created and transmitted as a result of this operation. Next, and in similar fashion, VPI/VCI, STF and the remaining cell data are output. If cell data to be transmitted vanishes during the time that the count is 6 to 52, 0 is output from this moment onward. As a result, a second AAL2 is created and transmitted. Thus, two partially filled cells are combined so that the original AAL2 cells can be restored.

25 When a partially filled cell of 48 bytes or less for which splitting has not be carried out arrives, VPI/VCI/CID are read out of the conversion table 63 and output in the AAL2 format. In this example, it is possible by examining the LI of the arriving cell to

determine whether the cell is a partially filled cell that is only a single cell or a partially filled cell that is the result of a split into two cells.

(b) Second embodiment of partially filled cell forming unit and AAL2 cell forming unit

Fig. 19 is a block diagram showing a second embodiment of the construction of a partially filled cell forming unit for implementing the processing for forming partially filled cells described above in conjunction with Fig. 2. Components identical with those of the first embodiment shown in Fig. 16 are designated by like reference characters.

The partially filled cell forming unit according to the second embodiment selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 20A, if the length of a short packet is 48 bytes or less, thereby creating and outputting a partially filled cell. Specifically, in accordance with a command from the select-signal creation unit 58, the selector 59 (i) selects and outputs the ATM cell header (VPI/VCI, etc.), which enters from the conversion table 54, when the count is 0 to 4; (ii) selects and outputs short-packet data, which enters from the short-cell buffer 53, when the count is 5 to (LI+8), i.e., in the interval of the length of the significant data; and (iii) selects "0", thereby outputting a partially filled cell, when the count is (LI+9) to 52.

When the length of a short packet exceeds 48 bytes,

the partially filled cell forming unit according to the second embodiment maps 48-byte significant data to the first partially filled cell PC1 and the remaining significant data to the second partially filled cell PC2
5 and then outputs the data. Accordingly, when the first partially filled cell PC1 is output, the selector 59, in accordance with a command from the select-signal creation unit 58, and as shown in Fig. 20B, (i) selects and outputs the ATM cell header (VPI/VCI, etc.), which
10 enters from the conversion table 54, when the count is 0 to 4, and (ii) selects and outputs the leading 48 bytes of the short-packet data, which enters from the short-cell buffer 53, when the count is 5 to 52. The payload of this partially filled cell PC1 contains the short-
15 cell header SCH, which includes the length indication LI.

When the second partially filled cell PC2 is output, the selector 59, in accordance with a command from the select-signal creation unit 58, and as shown in
20 Fig. 20C, (i) selects the ATM cell header (VPI/VCI, etc.), which enters from the conversion table 54, when the count is 0 to 4; (ii) selects the short-packet data of the remaining (LI-44) bytes, which enters from the short-cell buffer 53, when the count is 5 to (LI-40);
25 and (iii) selects the fixed value "0" when the count is (LI-40)+1 to 52.

Fig. 21 is a block diagram showing a second embodiment of the construction of an AAL2 cell forming

wait byte count from the LI value of the short-cell header and the number of bytes already transmitted by the first AAL2 cell, calculates the offset value OSF within the start field STF from the transmission-wait
5 byte count and outputs the offset value. By way of example, if the number of remaining bytes of a short packet that could not be sent by the first AAL2 cell is ten, then the OSF of the AAL2 output next will be ten. If the remaining number of bytes is 47 or greater, then
10 OSF will be 47.

In accordance with the count and the absence or presence of data to be sent, as indicated in the table TL in Fig. 21, the select-signal creation unit 66 instructs the selector 67 as to which input signal of
15 input signals (1) to (4) applied thereto is to be selected. The selector 67 selects and outputs the input signals (1) to (4) of which it has been instructed. Specifically, the selector 67 outputs the ATM header (VPI/VCI, etc.) when the count is 0 to 4, outputs the
20 start field STF when the count is 5, and outputs cell data when the count is 6 to 52. A first AAL2 cell can be restored and transmitted as a result of this operation. Next, in similar fashion and on the basis of the count, VPI/VCI, etc., STF and the remaining cell
25 data are output. If cell data to be transmitted vanishes during the time that the count is 6 to 52, 0 is output from this moment onward. As a result, a second AAL2 can be restored and transmitted. Thus, two

partially filled cells are combined so that the original AAL2 cells can be restored.

When a partially filled cell of 48 bytes or less for which splitting has not been carried out arrives, VPI/VCI/CID are read out of the conversion table 63 and output in the AAL2 format. In this example, it is possible by examining the LI of the arriving cell to determine whether the cell is a partially filled cell that is only a single cell or a partially filled cell that is the result of a split into two cells.

(c) Third embodiment of partially filled cell forming unit and AAL2 cell forming unit

Fig. 22 is a block diagram showing a third embodiment of the construction of a partially filled cell forming unit for implementing the processing for forming partially filled cells described above in conjunction with Fig. 3. Components identical with those of the first embodiment shown in Fig. 16 are designated by like reference characters.

The partially filled cell forming unit according to the third embodiment selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 23A, if the length of a short packet is 48 bytes or less, thereby creating and outputting a partially filled cell. Specifically, in accordance with a command from the select-signal creation unit 58, the selector 59 (1) selects and outputs the ATM cell header (VPI/VCI, etc.), which enters from the conversion table

54, when the count is 0 to 4; (2) selects and outputs short-packet data, which enters from the short-cell buffer 53, when the count is 5 to (LI+8), i.e., in the interval of the length of the significant data; and (3) 5 selects "0", thereby outputting a partially filled cell, when the count is (LI+9) to 52.

When the length of a short packet exceeds 48 bytes, the partially filled cell forming unit according to the second embodiment maps significant data having the byte 10 counts B1, B2 shown in Fig. 4 to the first and second partially filled cells PC1, PC2, respectively. That is, when the first partially filled cell PC1 is output, the selector 59, in accordance with a command from the select-signal creation unit 58, and as shown in Fig.

15 23B, (i) selects and outputs the ATM cell header (VPI/VCI, etc.), which enters from the conversion table 54, when the count is 0 to 4; (ii) selects and outputs the leading B1 bytes of the short-packet data, which enters from the short-cell buffer 53, when the count is 20 5 to (B1+4); and (iii) selects the fixed value "0" when the count is (B1+5) to 52. The payload of this partially filled cell PC1 contains the short-cell header SCH, which includes the length indication LI.

When the second partially filled cell PC2 is 25 output, the selector 59, in accordance with a command from the select-signal creation unit 58, and as shown in Fig. 23C, (i) selects the ATM cell header (VPI/VCI, etc.), which enters from the conversion table 54, when

the count is 0 to 4; (ii) selects the short-packet data of the remaining B2 bytes, which enters from the short-cell buffer 53, when the count is 5 to (B2+4); and (iii) selects the fixed value "0" when the count is (B2+5) to 5 52.

Fig. 24 is a block diagram showing a third embodiment of the construction of an AAL2 cell forming unit for restoring and outputting original AAL2 cells from the two partially filled cells created by the 10 partially filled cell forming unit of Fig. 22. Components identical with those of the first embodiment shown in Fig. 18 are designated by like reference characters.

When the first and second partially filled cells 15 PC1, PC2 enter, the controller 61 refers to the LI value of the first cell, extracts the short packet from the payload of each cell and stores it in the short-cell buffer 62. Since a short packet that exceeds 48 bytes arrives upon being split into first and second cells, 20 one short packet is completed when two successive cells have arrived. Based upon the LI value of the short-cell header SCH, which is contained in the first input cell PC1, and the table shown in Fig. 4, the controller 61 identifies the numbers of cell bytes contained in the 25 first and second input cells PC1, PC2, extracts and combines the cell data from each of the input cells PC1, PC2 and creates a short packet of greater than 48 bytes in the short-cell buffer 62.

The controller 61 further reads the VPI/VCI/CID added onto the AAL2 cell out of the conversion table 63, inputs the VPI/VCI values to the selector 67 and inputs the CID to the short-cell buffer 62 so that the CID of the short-cell header already stored in the short-cell buffer 62 is replaced by this input CID.

The STF calculation unit 64 obtains a transmission-wait byte count from the LI value of the short-cell header and the number of bytes already transmitted by the first AAL2 cell, calculates the offset value OSF within the start field STF from the transmission-wait byte count and outputs the offset value. By way of example, if the number of remaining bytes of a short packet that could not be sent by the first AAL2 cell is ten, then the OSF of the AAL2 output next will be ten. If the remaining number of bytes is 47 or greater, then OSF will be 47.

In accordance with the count and the absence or presence of data to be sent, as indicated in the table TL in Fig. 24, the select-signal creation unit 66 instructs the selector 67 as to which input signal of input signals (1) to (4) applied thereto is to be selected. The selector 67 selects and outputs the input signals (1) to (4) of which it has been instructed. Specifically, the selector 67 outputs the ATM header (VPI/VCI, etc.) when the count is 0 to 4, outputs the start field STF when the count is 5, and outputs cell data when the count is 6 to 52. A first AAL2 cell can

be restored and transmitted as a result of this operation. Next, in similar fashion and on the basis of the count, VPI/VCI, etc., STF and the remaining cell data are output. If cell data to be transmitted

5 vanishes during the time that the count is 6 to 52, 0 is output from this moment onward. As a result, a second AAL2 can be restored and transmitted. Thus, two partially filled cells are combined so that the original AAL2 cells can be restored.

10 When a partially filled cell of 48 bytes or less for which splitting has not be carried out arrives, VPI/VCI/CID are read out of the conversion table 63 and output in the AAL2 format. In this example, it is possible by examining the LI of the arriving cell to
15 determine whether the cell is a partially filled cell that is only a single cell or a partially filled cell that is the result of a split into two cells.

(d) Fourth embodiment of partially filled cell forming unit and AAL2 cell forming unit

20 Fig. 25 is a block diagram showing a fourth embodiment of the construction of a partially filled cell forming unit for implementing the processing for forming partially filled cells described above in conjunction with Fig. 5. Components identical with
25 those of the third embodiment shown in Fig. 22 are designated by like reference characters. The fourth embodiment differs from the third embodiment in that an SN (sequence number) assigning unit 50 is provided. The

latter creates sequence numbers SN (= 0, 1) and applies them to the 52nd bytes of respective ones of the first and second partially filled cells PC1, PC2.

5 The partially filled cell forming unit according to the fourth embodiment selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 26A, if the length of a short packet is 48 bytes or less, thereby creating and outputting a partially filled cell. When the length of a short
10 packet exceeds 48 bytes, the partially filled cell forming unit according to the fourth embodiment first selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 26B, creates the first partially filled cell PC1 and outputs the
15 same. Next, the partially filled cell forming unit selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 26C, creates the second partially filled cell PC2 and outputs the same.

20 Fig. 27 is a block diagram showing a fourth embodiment of the construction of an AAL2 cell forming unit for restoring and outputting original AAL2 cells from the two partially filled cells created by the partially filled cell forming unit of Fig. 25.
25 Components identical with those of the first embodiment shown in Fig. 18 are designated by like reference characters.

The fourth embodiment differs from the third

embodiment in regard to discard control. Specifically, a short packet that exceeds 48 bytes arrives upon being split into the first and second partially filled cells PC1, PC2. Anticipated SN values of the first and second

5 partially filled cells PC1, PC2 have been stored in a conversion table 63. The controller 61 therefore obtains the anticipated SN values from the conversion table 63 based upon the VPI/VCI values of the input cells and determines, based upon these anticipated SN

10 values, whether an input cell is missing or not. For example, the controller 61 compares the first anticipated SN value and the sequence number SN contained in the first cell PC1 when the first cell PC1 enters and compares the second anticipated SN value and

15 the sequence number SN contained in the second cell PC2 when the second cell PC2 enters. If the discarding of one cell occurs along the path, therefore, the sequence number of the partially filled cell that has arrived will be different from the anticipated SN value. This

20 makes it possible to detect that a cell has been discarded. Since a short packet cannot be completed if discarding of a cell occurs, the half of the data in the partially filled cell that has already arrived and been stored in the short-cell buffer 62 is discarded.

25 According to the fourth embodiment, control for selecting predetermined signals based upon counts in the counter 65, restoring AAL2 cells and transmitting them is the same as that of the third embodiment.

(e) Fifth embodiment of partially filled cell forming unit and AAL2 cell forming unit

Fig. 28 is a block diagram showing a fifth embodiment of the construction of a partially filled cell forming unit for implementing the processing for forming partially filled cells described above in conjunction with Fig. 6. Components identical with those of the fourth embodiment shown in Fig. 25 are designated by like reference characters. The fifth embodiment differs from the fourth embodiment in that:

- the short-cell header SCH is inserted into both the first and second partially filled cells PC1, PC2;
- a 1-byte buffer 41 is provided for storing one byte of data consisting of the 1-bit sequence number SN created by the SN assigning unit 50 and the high-order seven bits of the third byte of the short-cell header SCH; and
- the content (the sequence number SN) of buffer 41 is inserted into the S-HEC portion of the short-cell header SCH of each of the first and second partially filled cells PC1, PC2.

The partially filled cell forming unit according to the fifth embodiment selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 29A, if the length of a short packet is 48 bytes or less, thereby creating and outputting a partially filled cell. When the length of a short packet exceeds 48 bytes, the partially filled cell

forming unit according to the fifth embodiment first selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 29B, creates the first partially filled cell PC1 and outputs the same. Next, the partially filled cell forming unit selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 29C, creates the second partially filled cell PC2 and outputs the same.

10 Fig. 30 is a block diagram showing a fifth embodiment of the construction of an AAL2 cell forming unit for restoring and outputting original AAL2 cells from the two partially filled cells created by the partially filled cell forming unit of Fig. 28.

15 Components identical with those of the fourth embodiment shown in Fig. 27 are designated by like reference characters. The fifth embodiment differs from the fourth embodiment in that, in control of cell discard, the sequence numbers SN of the first and second

20 partially filled cells PC1, PC2 are extracted from the first bit of the third byte (the S-HEC portion) of the short-cell header SCH. Operation is the same as that of the fourth embodiment in other respects.

 (f) Sixth embodiment of partially filled cell forming unit and AAL2 cell forming unit

Fig. 31 is a block diagram showing a sixth embodiment of the construction of a partially filled cell forming unit for implementing the processing for

forming partially filled cells described above in conjunction with Fig. 7. Components identical with those of the fourth embodiment shown in Fig. 25 are designated by like reference characters. The sixth

5 embodiment differs from the fifth embodiment in that:

- the 1-byte buffer 41 is provided for storing one byte of data consisting of the 1-bit sequence number SN created by the SN assigning unit 50 and the low-order seven bits of the first byte (the VPI portion) of the

10 ATM header; and

- the content (the sequence number SN) of buffer 41 is inserted into the most significant bit of the first byte of the ATM cell header of each of the first and second partially filled cells PC1, PC2.

15 The partially filled cell forming unit according to the sixth embodiment selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 32A, if the length of a short packet is 48 bytes or less, thereby creating and outputting a

20 partially filled cell. When the length of a short packet exceeds 48 bytes, the partially filled cell forming unit according to the sixth embodiment first selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 32B, creates
25 the first partially filled cell PC1 and outputs the same. Next, the partially filled cell forming unit selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 32C, creates

the second partially filled cell PC2 and outputs the same. As a result, the sequence number SN is inserted into the most significant bit of the first byte of the ATM cell header of each of the first and second

5 partially filled cells PC1, PC2.

Fig. 33 is a block diagram showing a sixth embodiment of the construction of an AAL2 cell forming unit for restoring and outputting original AAL2 cells from the two partially filled cells created by the

10 partially filled cell forming unit of Fig. 31. Components identical with those of the fourth embodiment shown in Fig. 27 are designated by like reference characters. The sixth embodiment differs from the fourth embodiment in that, in control of cell discard,

15 the sequence numbers SN of the first and second partially filled cells PC1, PC2 are extracted from the most significant bit of the first byte of the ATM cell header. Operation is the same as that of the fourth embodiment in other respects.

20 (g) Seventh embodiment of partially filled cell forming unit and AAL2 cell forming unit

Fig. 34 is a block diagram showing a seventh embodiment of the construction of a partially filled cell forming unit for implementing the processing for

25 forming partially filled cells described above in conjunction with Fig. 8. Components identical with those of the second embodiment shown in Fig. 19 are designated by like reference characters. The seventh

- a BIP calculation unit 42 is provided for calculating BIP as an error detection code; and

- if the length of a short packet exceeds 48

The partially filled cell forming unit according to

the seventh embodiment selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 35A, if the length of a short packet is 48 bytes or less, thereby creating and outputting a

partially filled cell. When the length of a short

packet exceeds 48 bytes, the partially filled cell forming unit according to the seventh embodiment first selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 35B, creates the first partially filled cell PC1 and outputs the

same. Next, the partially filled cell forming unit selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 35C, creates the second partially filled cell PC2 and outputs the

same. As a result, the BIP is inserted into the final byte of the second partially filled cell PC2.

Fig. 36 is a block diagram showing a sixth embodiment of the construction of an AAL2 cell forming unit for restoring and outputting original AAL2 cells

from the two partially filled cells created by the partially filled cell forming unit of Fig. 34.

Components identical with those of the second embodiment shown in Fig. 21 are designated by like reference

5 characters. The seventh embodiment differs from the second embodiment in that

- when an error is detected in one partially filled cell of a pair thereof, the other partially filled cell of the pair is discarded;

10 • a BIP calculation unit 68 is provided for receiving the first and second partially filled cells PC1, PC2, which have been created by splitting a short packet having a length greater than 48 bytes, and calculating the BIP of the significant data of the
15 received cells; and

- the calculated BIP and an anticipated BIP that has been inserted into the final bit of the second partially filled cell PC2 are compared and, if they do not match, an error is detected on the grounds that a
20 bit error has occurred or that a cell has gone missing.

A short packet greater than 48 bytes arrives upon being split into the first and second partially filled cells PC1, PC2. The BIP value of the significant data portion of the first and second partially filled cells
25 PC1, PC2 is calculated and the calculated BIP value is compared with an anticipated BIP that has been inserted in the final byte of the second partially filled cell PC2. If the two do not match, it is construed that an

error has occurred and some of the data of the short packet that has already arrived and been stored in the short-cell buffer 62 is discarded.

In the seventh embodiment, control for selecting
5 predetermined signals based upon counts in the counter 65, restoring AAL2 cells and transmitting them is the same as that of the second embodiment.

(h) Eighth embodiment of partially filled cell forming unit and AAL2 cell forming unit

10 Fig. 37 is a block diagram showing an eighth embodiment of the construction of a partially filled cell forming unit for implementing the processing for forming partially filled cells described above in conjunction with Fig. 9. Components identical with
15 those of the first embodiment shown in Fig. 16 are designated by like reference characters. The eighth embodiment differs from the first embodiment in that:

- no code creation unit is provided;
- in the first and second partially filled cells
20 PC1, PC2 created because the length of a short packet exceeds 48 bytes, 0 is indicated by the LI of the short-cell header of the first partially filled cell PC1 and the length of the short packet is indicated by the LI of the short-cell header of the second partially filled
25 cell PC2; and

- the LI creation unit 56, which creates the LI of the second cell, calculates and outputs the LI value of the short-cell header of the second partially filled

cell PC2.

The partially filled cell forming unit according to the eighth embodiment selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 38A, if the length of a short packet is 48 bytes or less, thereby creating and outputting a partially filled cell. When the length of a short packet exceeds 48 bytes, the partially filled cell forming unit according to the eighth embodiment first selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 38B, creates the first partially filled cell PC1 for which LI = 0 holds, and outputs the same. Next, the partially filled cell forming unit selects a predetermined input signal in accordance with the count in counter 57, as shown in Fig. 38C, creates the second partially filled cell PC2, for which LI is equal to the length of the short packet, and outputs the same.

Fig. 39 is a block diagram showing an eighth embodiment of the construction of an AAL2 cell forming unit for restoring and outputting original AAL2 cells from the two partially filled cells created by the partially filled cell forming unit of Fig. 37. Components identical with those of the first embodiment shown in Fig. 18 are designated by like reference characters. The eighth embodiment differs from the first embodiment in that:

- the controller 61 detects loss of the second

partially filled cell PC2 by receiving cells for which
LI = 0 holds in succession, and detects loss of the
first partially filled cell PC1 by receiving cells for
which LI > 44 holds in succession; and

- 5 • control for the discarding of cells is performed
upon detected loss of a cell.

A short packet greater than 48 bytes arrives upon
being split into the first and second partially filled
cells PC1, PC2. The controller 61 extracts the LI
10 values of the first and second cells PC1, PC2 and
determines whether cells for which LI = 0 holds are
contiguous or whether cells for which LI > 44 holds. If
either is the case, the controller construes that one
cell of the pair has been lost and discards the half of
15 the data of the short packet that has been stored in the
short-cell buffer 62.

In the eighth embodiment, control for selecting
predetermined signals based upon counts in the counter
65, restoring AAL2 cells and transmitting them is the
20 same as that of the second embodiment.

(E) Cell discard control

Thus, the ATM exchange splits a short packet of
greater 48 bytes to accommodate the packet in two
partially filled cells (first-half and second-half
25 cells), performs switching by an ATM switch in units of
the partially filled cells, restores the original short
packet of greater than 48 bytes using the first- and
second-half cells, and outputs the short packet to a

line in the AAL2 cell format. However, there are cases where only the first-half cell arrives and not the second-half cell on the restoration side of the ATM exchange. In such cases it is necessary to discard the first-half cell in order to utilize the memory of the restoration unit and maintain the data transmission quality. Further, there are cases where even though the second-half cell arrives at the restoration unit and the short packet is restored, the short packet is retained in memory for an extended period of time without being sent to a line. In such cases also it is necessary to discard the first-half cell in order to utilize the memory of the restoration unit and maintain the data transmission quality.

15 (a) Overview of cell discard control

Fig. 40 is a diagram useful in describing an overview of cell discard control according to the present invention. The components include a vacant-address management FIFO 111, a first-half-cell storage address unit 112, a storage-address selection unit 113, an input-data storage memory 114 and a delay discard processing unit 115. If a first-half partially filled cell (first-half cell) of greater than 48 bytes enters the storage-address selection unit 113, the latter accepts a write address Gadd from the vacant-address management FIFO 111, stores the input data (first-half cell) in the memory 114 at the location indicated by the write address Gadd and stores the address Gadd in the

first-half-cell storage address unit 112. If a second-half partially filled cell (second-half cell) of greater than 48 bytes enters the storage-address selection unit 113, the latter accepts the address Gadd at which the first-half cell was stored from the first-half-cell storage address unit 112 and stores the input data (second-half cell) in the memory 114 following the first-half cell at the location indicated by the address Gadd. However, if a second-half cell of greater than 48 bytes does not arrive upon elapse of stipulated period of time and the first-half cell remains in the memory 114 over an extended period of time, the delay discard processing unit 115 instructs that the first-half cell be discarded. In other words, the delay discard processing unit 115 notifies the vacant-address management FIFO 111 of the address at which the first-half cell is stored and makes this address a vacant address so that another first-half cell can be stored.

Thus, the delay discard processing unit 115 manages arrival of a second-half cell that corresponds to a first-half cell that has been stored in the memory 114. (This is referred to as "delay discard processing".) Even if a second-half cell fails to arrive, therefore, the first-half cell will not remain in memory permanently and, as a result, the memory can be utilized efficiently.

(b) First embodiment of cell discard

(b-1) Construction

Fig. 41 is a block diagram illustrating a first embodiment for implementing discard control for discarding a first-half cell in response to delayed arrival of a second-half cell. According to the first embodiment, (1) data indicating whether or not a second-half cell, which corresponds to a first-half cell that has already arrived, has arrived is stored in memory, (2) this data is read out by polling at fixed cycles and checked to determine whether the second-half cell has arrived or not, and (3) the first-half cell is discarded if the second-half cell does not arrive even after the data is checked a predetermined number of times or more, e.g., twice.

As shown in Fig. 41, a control unit 151 for executing cell arrival control and delay discard control has a cell arrival controller 151a and a delay discard controller 151b. A memory control unit 152 performs control for writing and reading memory to and from memory, an input-data storage RAM (data memory) 153 stores input data, and a vacant-address management FIFO 154 manages vacant addresses of the data memory 153. An over-48-byte-cell management table 155 uses the VPI/VCI appended to a first-half cell as an address to manage (1) a first-half cell arrival flag A, (2) a polling-completed flag P and (3) a write address WADD for writing a first-half cell to the data memory 153. The first-half cell arrival flag A is set to "1" by the arrival of a first-half cell and is reset to "0" by the

arrival of a second-half cell. The polling-completed flag P initially is "0" but is set to "1" when polling is performed.

(b-2) Cell arrival processing

5 Fig. 42 is a flowchart of cell arrival processing according to the first embodiment.

The control unit 151 starts cell arrival processing (step 1001) when an operation start flag (STARTFLAG) is received from a control panel (not shown).

10 First, the control unit 151 checks to determine whether a first-half cell has arrived (step 1002). If a first-half cell arrives, the control unit 151 acquires, from the vacant-address management FIFO 154, an address (Gadd) for storing a first-half cell whose length
15 exceeds 48 bytes (step 1003).

Next, the control unit 151 regards the VPI/VCI of the input cell as address data of the over-48-byte-cell management table 155 and stores the first-half cell storage address Gadd as the write address WADD in the
20 storage area indicated by VPI/VCI (step 1004).

Further, the control unit 151 stores the "1" as the first-half cell arrival flag A and "0" as the flag P in the storage area of the management table 155 indicated by the VPI/VCI (step 1005).

25 Next, the control unit 151 stores the first-half cell at the address Gadd of the data memory 153 acquired from the vacant-address management FIFO 154 (step 1006). Control then returns to the beginning and processing

from step 1001 onward is repeated.

If it is determined at step 1002 that a first-half cell has not arrived, the control unit 151 checks to see whether a second-half cell has arrived (step 1007). If
5 a second-half cell has not arrived, control returns to the beginning and processing from step 1001 onward is repeated. If it is found at step 1007 that a second-half cell has arrived, then the control unit 151 adopts the VPI/VCI of the second-half cell as an address and
10 reads the address WADD at which the first-half cell was stored out of the management table 155 (step 1008). The control unit 151 further clears to "0" the first-half cell arrival flag A and flag P that was stored in the storage area of management table 155 indicated by
15 VPI/VCI (step 1009).

Next, the control unit 151 stores the second-half cell so as to follow the first-half cell at the address WADD of the data memory 153 (step 1010). Control then returns to the beginning and processing from step 1001
20 onward is repeated.

(b-3) Delay discard processing

Fig. 43 is a flowchart of discard processing (polling processing) in response to delay of arrival of a second-half cell. The control unit 151 executes
25 polling processing in concurrence with the above-described cell arrival processing.

At initialization, a polling address PAdd is made 0 (step 1051).

(iii) If the first-half cell arrival flag A has been reset ($A = 0$), this means that a second-half cell

has arrived and, hence, no particular processing is executed.

When the processing (i) to (iii) described above ends, the control unit 151 checks to determine whether the polling address PAdd is equal to the last address of the management table 155 (step 1059). If they are equal, control returns to the beginning and processing from step 1051 onward is repeated. If the two are not equal, however, the polling address PAdd is incremented (PAdd + 1 → PAdd) (step 1060) and processing from step 1052 onward is repeated.

The above illustrates an example in which the data memory 153 and the over-48-byte cell management table 155 are stored in separate memories. However, as shown in Fig. 44, it is possible to adopt an arrangement in which the first-half cell arrival flag A, polling-completed flag P and first-half cell write address WADD are stored, together with the input cell data (the first- and second-half cells), in the data memory 153 addressed by the VPI/VCI.

In accordance with the first embodiment, discard processing based upon delayed arrival of a second-half cell is executed after a first-half cell arrives, and the first-half cell is discarded if the second-half cell fails to arrive at elapse of a set time (the polling period). This makes it possible to prevent prolonged residence of the first-half cell so that effective utilization of memory can be achieved.

(c) Second embodiment of cell discard

(c-1) Construction

Fig. 45 is a block diagram illustrating a second embodiment for implementing discard control for

5 discarding a first-half cell in response to delayed arrival of a second-half cell. Components identical with those of the first embodiment shown in Fig. 41 are designated by like reference characters. According to the second embodiment, the arrival time of a first-half
10 cell that has already arrived is stored in advance, the difference between present time and the stored arrival time of a first-half cell whose second-half cell has not arrived is calculated and the first-half cell is discarded if the difference exceeds a stipulated time.

15 As shown in Fig. 45, the control unit 151 for executing cell arrival control and delay discard control has the cell arrival controller 151a, the delay discard controller 151b, a first-address (Fadd) storage register 151c, a last-address (Ladd) storage register 151d, and a
20 register 151e for storing an arrival-register validation flag RE. Also shown in Fig. 45 are the memory control unit 152 which performs control for writing and reading memory to and from memory, the input-data storage RAM (data memory) 153 which stores input data, and the
25 vacant-address management FIFO 154 which manages vacant addresses of the data memory 153. A first-half cell stored in the data memory 153 has the order of its arrival managed (in a manner described later). A data

2025 RELEASE UNDER E.O. 14176

5 adopted as the last address Ladd. The arrival-register validation flag RE indicates "0" (invalid state) when a first-half cell has not been stored in the data memory 153 and indicates "1" (valid state) when one or more first-half cells have been store in the data memory 153.

20 A time-stamp management memory 163 manages the
arrival time of the first-half cell, and a memory
controller 164 controls the writing and reading of data
to and from the time-stamp management memory 163. The
latter stores the arrival time of a first-half cell so
25 as to correspond to the address Gadd of the data memory
153 at which this first-half cell has been written.

A first-half cell chain memory 165 manages the order of arrival of first-half cells and manages

arrival/non-arrival of second-half cells. A memory controller 166 controls the writing and reading of data to and from the first-half cell chain memory 165. The latter stores the following so as to correspond to the address Gadd of the data memory 153 at which the first-half cell has been written: (1) a second-half cell non-arrival flag EA, which indicates whether or not a second-half cell has arrived, and (2) a chain address Cadd for pointing to a first-half cell that arrived next. The second-half cell non-arrival flag EA is set (EA = 1) in response to arrival of a first-half cell and is reset (EA = 0) in response to arrival of a second-half cell.

Fig. 46 is a diagram useful in describing the chain address. It is assumed that first-half cells have been stored at addresses of the data memory 153 in the following order: Gadd1 → Gadd2 → Gadd3. In such case the chain address Cadd1 stored in the first-half cell chain memory 165 in correspondence with the first first-half cell storage address Gadd1 is made equal to the second first-half cell storage address Gadd2 so as to point to Gadd2. Further, the chain address Cadd2 stored in correspondence with the second first-half cell storage address Gadd2 is made equal to the third first-half cell storage address Gadd3 so as to point to Gadd3.

(c-2) Cell arrival processing (time-stamp processing)

Figs. 47 and 48 are flowcharts of cell arrival

processing (time-stamp processing) according to the second embodiment.

The control unit 151 starts cell arrival processing (step 2001) when an operation start flag (STARTFLAG) is
5 received from a control panel (not shown) and then places the arrival-register validation flag RE in the invalid state (RE = 0) (step 2002).

Next, the control unit 151 checks to determine whether a first-half cell has arrived (step 2003). If a
10 first-half cell arrives, the control unit 151 acquires, from the vacant-address management FIFO 154, an address (Gadd) for storing a first-half cell whose length exceeds 48 bytes (step 2004). Further, the control unit 151 stores the arrival time (Time) of the first-half
15 cell in the time-stamp management memory 163 in the storage area indicated by the address Gadd acquired from the vacant-address management FIFO 154 (step 2005). Further, the control unit 151 regards the VPI/VCI of the first-half cell that has arrived as address data of the
20 first-half cell management memory 161 and stores the first-half cell storage address Gadd acquired from the vacant-address management FIFO 154 as the write address WADD in the storage area indicated by VPI/VCI (step 2006).

25 The control unit 151 subsequently checks to see whether the first-half cell arrival register is valid, i.e., whether the arrival-register validation flag RE is 1 or not (step 2007). If a first-half cell has entered

for the first time, RE = 0 will hold.

If RE = 0 holds, the control unit 151 sets the second-half cell non-arrival flag EA, which corresponds to the data-memory address Gadd in the first-half cell chain memory 165, to 1 (EA = 1) (step 2008). Next, the control unit 151 stores the received first-half cell in the data memory 153 at the address Gadd acquired from the vacant-address management FIFO (step 2009).

Further, the control unit 151 writes the above-mentioned address Gadd as the first address Fadd and last address Ladd to the registers 151c, 151d which store Fadd, Ladd, respectively (step 2010), sets the arrival-register validation flag RE (RE = 1) and validates the registers 151c, 151d (step 2011). The control unit 151 then executes discard processing, described later, and repeats the processing from step 2003 onward after discard processing is executed.

If it is found at step 2007 that one or more first-half partially filled cells have been stored (RE = 1), the control unit 151 writes the data-memory address Gadd just acquired to the first-half cell chain memory 165, in the storage area indicated by the last address Ladd, as the chain address Cadd (step 2012). Further, the control unit 151 sets the second-half cell non-arrival flag EA, which corresponds to the data-memory address Gadd just acquired in the first-half cell chain memory 165, to 1 (EA = 1) (step 2013). Next, the control unit 151 stores the received first-half cell in the data

memory 153 at the address Gadd (step 2014). The control unit 151 further writes the above-mentioned address Gadd as Ladd to the register 151d that stores the last address Ladd (step 2015). The control unit 151 then
5 executes discard processing, described later, and repeats the processing from step 2003 onward after discard processing is executed.

If it is determined at step 2003 that a first-half cell has not arrived, the control unit 151 checks to see
10 whether a second-half cell has arrived (step 2016). If a second-half cell has not arrived, control returns to the beginning and processing from step 2003 onward is repeated. If it is found at step 2016 that a second-half cell has arrived, then the control unit 151 adopts
15 the VPI/VCI of this second-half cell as an address and reads the address WADD at which the first-half cell was stored out of the first-half cell management memory 161 from the storage area indicated by above-mentioned address (the VPI/VCI) (step 2017). The control unit 151
20 further clears to "0" the second-half cell non-arrival flag EA that was stored in the first-half cell chain memory 165 in the storage area indicated by the address WADD (step 2018). The control unit 151 further stores the second-half cell so as to follow the first-half cell
25 in the storage area indicated by the address WADD of the data memory 153 (step 2019). Control then returns to the beginning and processing from step 2003 onward is repeated.

(c-3) Delay discard processing

Fig. 49 is a flowchart of discard processing in response to delay of arrival of a second-half cell. The control unit 151 executes this discard processing

5 following time-stamp processing.

The control unit 151 reads out the arrival time of the leading first-half cell from the location of the time-stamp management memory 163 indicated by the first address Fadd (step 2051). Similarly, the control unit
10 151 reads out the second-half cell non-arrival flag EA and chain address Cadd from the location of the first-half cell chain memory 165 indicated by the first address Fadd (step 2052).

Next, the control unit 151 checks to determine
15 whether the first-half cell arrival register is valid or not, i.e., whether $RE = 1$ holds (step 2053). If the first-half cell arrival register is invalid (i.e., if $RE = 0$ holds), discard processing is terminated.

If $RE = 1$ holds, meaning that the first-half cell
20 arrival register is valid, the control unit 151 determines whether the first address Fadd and last address Ladd match and whether the second-half cell forming the pair with the first-half cell that is the object of discard processing has arrived, i.e., whether
25 $EA = 0$ holds (step 2054). If $Fadd = Ladd$ and $EA = 0$ hold, then the control unit 151 construes that there is no next first-half cell that is the object of discard processing, invalidates the value in the first-half cell

arrival register ($RE = 0$) (step 2055) and terminates discard processing.

If the conditions set forth in step 2054 are not satisfied, the control unit 151 checks to see whether
5 the second-half cell forming the pair with the first-half cell that is the object of discard processing has arrived, i.e., whether $EA = 0$ holds (step 2056).

If $EA = 0$ holds, then the control unit 151 adopts the address storing the first-half cell that is the
10 object of discard processing in the next cycle as the new first address Fadd. The address storing the first-half cell that is the object of discard processing in the next cycle equals to the chain address Cadd that was read out at step 2052. Accordingly, if $EA = 0$ holds,
15 the control unit 151 adopts the chain address Cadd as the new first address Fadd (step 2057) and terminates discard processing.

If $EA = 1$ holds, meaning that the second-half cell has not arrived, then the control unit 151 checks to see
20 whether the inequality

$$\text{present time} > \text{arrival time (Time)} + \text{set value}$$
holds (step 2058). If this condition is not satisfied, the control unit 151 immediately terminates discard processing on the grounds that the above relation will
25 not hold for all first-half cells.

If the above-mentioned condition is satisfied, however, then the control unit 151 construes that the second-half cell has not arrived even upon elapse of an

extended period of time following arrival of the first-half cell and, hence, that the second-half cell has been discarded during transfer, and reports the first address Fadd to the vacant-address management FIFO 154 (step 5 2059). As a result, the vacant-address management FIFO 154 vacates the address of which it has been notified. This is discard processing.

Next, the control unit 151 checks to determine whether the first address Fadd and last address Ladd 10 match and whether the second-half cell has failed to arrive (i.e., whether $EA = 1$ holds) (step 2060). If $Fadd = Ladd$ and $EA = 1$ hold, then the control unit 151 construes that there is no next cell that is the object of discard processing, invalidates the value in the 15 first-half cell arrival register ($RE = 0$) (step 2055) and terminates discard processing.

If either $Fadd \neq Ladd$ or $EA \neq 1$ hold, however, this means that there is a next cell that is the object of delay discard processing and, hence, the control unit 20 151 adopts the chain address Cadd as the new first address Fadd (step 2057) and terminates discard processing. It should be noted that processing for discarding the first-half cell indicated by the new first address Fadd is executed in the next cycle.

25 In accordance with the second embodiment, discard processing in response to delay in the arrival of a second-half cell following arrival of a first-half cell is executed. If a second-half cell fails to arrive upon

elapse of a set period of time, the first-half cell is discarded. As a result, a situation in which a first-half cell resides in memory for too long can be prevented. thereby making it possible to utilize the memory effectively.

(d) Third embodiment of cell discard

(d-1) Construction

Fig. 50 is a block diagram illustrating a third embodiment for implementing discard control. Components identical with those of the second embodiment shown in Fig. 45 are designated by like reference characters. According to the third embodiment, a first-half cell is discarded in response to a delay in the arrival of a second-half cell, and both cells (first- and second-half cells) are discarded in response to a delay in cell read-out from memory. More specifically, the third embodiment stores the time of arrival of a second-half cell in memory, compares this arrival time with the present time and discards first- and second-half cells which have arrived but which have not been read out of the memory and sent to a line upon elapse of a predetermined period of time.

The third embodiment illustrated in Fig. 50 differs from the second embodiment of Fig. 45 in that:

- the first-half cell chain memory 165 of the second embodiment is deleted;
- the second-half cell non-arrival flag EA and chain address Cadd stored in the first-half cell chain

memory 165 in the second embodiment are stored in the time-stamp management memory 163 in this embodiment;

- a non-read flag RD, which indicates whether a cell has been read out of the data memory 153, is stored
5 in the time-stamp management memory 163;

- the arrival time of a first-half cell is written to a cell-arrival time section of the time-stamp management memory 163 and is overwritten with the arrival time of the second-half cell; and

- 10 • short packets having lengths of 48 bytes or less and lengths of more than 48 bytes are processed in mixed fashion.

In regard to the non-read flag RD, the condition $RD = 1$ is established when a cell having a length of 48 bytes
15 or less arrives or when a second-half cell arrives, and the condition $RD = 0$ is established when a cell has been read out of memory.

(d-2) Cell arrival processing (time-stamp processing)

20 Figs. 51 and 52 are flowcharts of cell arrival processing (time-stamp processing) according to the third embodiment.

The control unit 151 starts cell arrival processing (step 3001) when an operation start flag (STARTFLAG) is
25 received from a control panel (not shown) and then places the arrival-register validation flag RE in the invalid state ($RE = 0$) (step 3002).

Next, the control unit 151 checks to determine

whether a partially filled cell of 48 bytes or less has arrived (step 3003). If such a cell has not arrived, the control unit 151 checks to determine whether a first-half cell has arrived (step 3004).

5 If it is found at step 3003 that a partially filled cell of 48 bytes or less has arrived or at step 3004 that a first-half cell has arrived, then the control unit 151 acquires, from the vacant-address management FIFO 154, an address (Gadd) for storing a cell of 48
10 bytes or less or a first-half cell of greater than 48 bytes (step 3005). Further, the control unit 151 stores the cell arrival time (Time) in the time-stamp management memory 163 in the storage area indicated by the address Gadd acquired from the vacant-address
15 management FIFO 154 (step 3006).

Next, the control unit 151 determines whether the cell that has arrived is a cell of 48 bytes or less or a first-half cell of greater than 48 bytes (step 3007). If the cell is a first-half cell of greater than 48
20 bytes, the control unit 151 regards the VPI/VCI of this first-half cell as address data of the first-half cell management memory 161 and stores the data-memory address Gadd acquired at step 3005 as the write address WADD in the storage area indicated by VPI/VCI (step 3008).

25 The control unit 151 subsequently checks to see whether the cell arrival register is valid, i.e., whether the arrival-register validation flag RE is 1 or not (step 3009). If a cell (a cell of 48 bytes or less

or a first-half cell of greater than 48 bytes) has entered for the first time, RE = 0 will hold. It should be noted that when a cell is simply referred to as a "cell" below, it should be taken to mean a cell of 48 bytes or less and a first-half cell of greater than 48 bytes.

If RE = 0 holds and the cell that has arrived is a first-half cell of greater than 48 bytes, the control unit 151 sets the second-half cell non-arrival flag EA, which corresponds to the data-memory address Gadd in the time-stamp management memory 163, to 1 (EA = 1). If RE = 0 holds and the cell that has arrived is a cell of 48 bytes or less, then the control unit 151 sets the non-read flag RD to 1 (RD = 1) (step 3010).

Next, the data memory 153 stores the received cell in the data memory 153 at the address Gadd acquired from the vacant-address management FIFO (step 3011). Further, the control unit 151 writes the above-mentioned address Gadd as the first address Fadd and last address Ladd to the registers 151c, 151d which store Fadd, Ladd, respectively (step 3012), sets the arrival-register validation flag RE to 1 and validates the registers 151c, 151d (step 3013). The control unit 151 then executes discard processing, described later, and repeats the processing from step 3003 onward after discard processing is executed.

If it is found at step 3009 that one or more cells have been stored (RE = 1), the control unit 151 writes

the data-memory address Gadd just acquired to the time-stamp management memory 163, in the storage area indicated by the last address Ladd, as the chain address Cadd (step 3014).

5 If the cell that has arrived is a first-half cell of greater than 48 bytes, then the control unit 151 sets the second-half cell non-arrival flag EA, which corresponds to the data-memory address Gadd in the time-stamp management memory 163, to 1 (EA = 1). If the cell
10 that has arrived is a cell of 48 bytes or less, then the control unit 151 sets the non-read flag RD to 1 (RD = 1) (step 3015).

Next, the control unit 151 stores the received cell in the data memory 153 at the address Gadd (step 3016)
15 and writes this address Gadd as the last address Ladd in the register 151d that stores Ladd (step 3017). The control unit 151 then executes discard processing, described later, and repeats the processing from step 3003 onward after discard processing is executed.

20 If it is determined at step 3004 that a first-half cell has not arrived, the control unit 151 checks to see whether a second-half cell has arrived (step 3018). If a second-half cell has not arrived, the control unit 151 executes discard processing. After discard processing,
25 the control unit 151 repeats the processing from step 3003 onward. If it is found at step 3018 that a second-half cell has arrived, then the control unit 151 adopts the VPI/VCI of this second-half cell as an address and

second-half cell non-arrival flag EA that was stored in the time-stamp management memory 163 in the storage area indicated by the address WADD (step 3022). The control unit 151 further stores the second-half cell so as to
5 follow the first-half cell in the storage area indicated by the address WADD of the data memory 153 (step 3033). After the processing for storing the second-half cell is finished, the control unit 151 executes discard processing and repeats the processing from step 3003
10 onward after discard processing is executed.

(d-3) Delay discard processing

Fig. 53 is a flowchart of discard processing according to the third embodiment. This processing includes both delay processing in response to delay in
15 the arrival of a second-half cell and discard processing in response to delayed cell read-out. Though the processing operations are executed in unison, they will be described separately below for the sake of convenience.

- 20 • Discard processing in response to delay in arrival of second-half cell

The control unit 151 reads out the cell arrival time, the second-half cell non-arrival flag EA, the chain address Cadd and the non-read flag RD from the
25 location of the time-stamp management memory 163 indicated by the first address Fadd (step 3051).

Next, the control unit 151 checks to determine whether the first-half cell arrival register is valid or

not, i.e., whether $RE = 1$ holds (step 3052). If the first-half cell arrival register is invalid (i.e., if $RE = 0$ holds), discard processing is terminated.

If $RE = 1$ holds, meaning that the first-half cell arrival register is valid, the control unit 151 determines whether the first address $Fadd$ and last address $Ladd$ match and whether the second-half cell forming the pair with the first-half cell that is the object of discard processing has arrived, i.e., whether $EA = 0$ holds (step 3053). If $Fadd = Ladd$ and $EA = 0$ hold, then the control unit 151 construes that there is no next first-half cell that is the object of discard processing, invalidates the value in the first-half cell arrival register ($RE = 0$) (step 3054) and terminates discard processing.

If the conditions set forth in step 3053 are not satisfied, the control unit 151 checks to see whether the second-half cell forming the pair with the first-half cell that is the object of discard processing has arrived, i.e., whether $EA = 0$ holds (step 3055).

If $EA = 0$ holds, then the control unit 151 adopts the address storing the first-half cell that is the object of discard processing in the next cycle as the new first address $Fadd$. The address storing the first-half cell that is the object of discard processing in the next cycle equals to the chain address $Cadd$ that was read out at step 3051. Accordingly, if $EA = 0$ holds, the control unit 151 adopts the chain address $Cadd$ as

the new first address Fadd (step 3056) and terminates discard processing.

If it is found at step 3055 that $EA = 1$ holds, meaning that the second-half cell has not arrived, then
5 the control unit 151 checks to see whether the inequality

present time > arrival time (Time) + set value holds (step 3057). If this condition is not satisfied, the control unit 151 immediately terminates discard
10 processing on the grounds that the above relation will not hold for all first-half cells.

If the above-mentioned condition is satisfied, however, then the control unit 151 construes that the second-half cell has not arrived even upon elapse of an
15 extended period of time following arrival of the first-half cell and, hence, that the second-half cell has been discarded during transfer, and reports the first address Fadd to the vacant-address management FIFO 154 (step 3058). As a result, the vacant-address management FIFO
20 154 vacates the address of which it has been notified. This is discard processing.

Next, the control unit 151 checks to determine whether the first address Fadd and last address Ladd match and whether $EA = 1$ holds) (step 3059). If Fadd =
25 Ladd and $EA = 1$ hold, then the control unit 151 construes that there is no next cell that is the object of discard processing, invalidates the value in the first-half cell arrival register ($RE = 0$) (step 3054)

[illegible][illegible]

- [illegible]

[illegible][illegible][illegible][illegible]

3053). If $Fadd = Ladd$ and $RD = 0$ hold, then the control unit 151 construes that there is no next cell that is the object of discard processing, invalidates the value in the cell arrival register ($RE = 0$) (step 3054) and
5 terminates discard processing.

If the conditions set forth in step 3053 are not satisfied, the control unit 151 checks to see whether a cell that is the object of discard processing has already been read out, i.e., whether $RD = 0$ holds (step
10 3055). If $RD = 0$ holds, meaning that such a cell has already been read out, then the control unit 151 adopts the address storing the cell that is the object of discard processing in the next cycle as the new first address $Fadd$. The address storing the cell that is the
15 object of discard processing in the next cycle equals to the chain address $Cadd$ that was read out at step 3051. Accordingly, if $RD = 0$ holds, the control unit 151 adopts the chain address $Cadd$ as the new first address $Fadd$ (step 3056) and terminates discard processing.

20 If it is found that $RD = 1$ holds, meaning that a cell has not yet been read out, then the control unit 151 checks to see whether the inequality

$$\text{present time} > \text{arrival time (Time)} + \text{set value}$$
holds (step 3057). If this condition is not satisfied,
25 the control unit 151 immediately terminates discard processing on the grounds that the above relation will not hold for all cells. It should be noted that the arrival time in the above-cited equation is the arrival

time of a second-half cell or the arrival time of a cell of 48 bytes or less.

If the above-mentioned condition is satisfied, this means that a cell or a second-half cell has been
5 residing in the data memory 153 for an extended period of time without having been read out. Since there is little possibility that such a cell will ever be read out, the control unit 151 reports the first address Fadd to the vacant-address management FIFO 154 to effect
10 discard (step 3058). That is, the vacant-address management FIFO 154 vacates the address of which it has been notified. This is discard processing and makes it possible to utilize the memory effectively.

Next, the control unit 151 checks to determine
15 whether the first address Fadd and last address Ladd match and whether $RD = 1$ holds (step 3059). If $Fadd = Ladd$ and $RD = 1$ hold, then the control unit 151 construes that there is no next cell that is the object of read-out delay discard processing, invalidates the
20 value in the cell arrival register ($RE = 0$) (step 3054) and terminates discard processing.

If either $Fadd \neq Ladd$ or $RD \neq 1$ hold, however, this means that there is a next cell that is the object of read-out delay discard processing and, hence, the
25 control unit 151 adopts the chain address Cadd as the new first address Fadd (step 3056) and terminates discard processing. It should be noted that processing for discarding the cell indicated by the new first

address Fadd is executed in the next cycle.

In accordance with the third embodiment, discard processing in response to a delay in the arrival of a second-half cell is carried out after the arrival of a first-half cell. If a second-half cell fails to arrive upon elapse of a set period of time, the first-half cell is discarded. As a result, a situation in which a first-half cell resides in memory for too long can be prevented. thereby making it possible to utilize the memory effectively.

Further, in accordance with the third embodiment, discard processing in response to a delay in read-out is performed after the arrival of a second-half cell. If a cell fails to be read out of memory upon elapse of set period of time, the first- and second-half cells are discarded. As a result, a situation in which a first- and second-half cells reside in memory for too long can be prevented, thereby making it possible to utilize the memory effectively.

Thus, in accordance with the present invention, the arrangement is such that a short packet, which has a length greater than a length L ($= 48$) bytes capable of being accommodated in one ATM cell, is split so as to be capable of being accommodated in first and second ATM cells, (1) one of the short-packet portions and (2) significant data containing short-packet length information are accommodated in a payload area of the first ATM cell, remaining significant data, which could

5

10

20

the pair with the cell whose discarding has been detected.

In accordance with the present invention, a cell that has been retained in memory for too long is
5 discarded. This makes it possible to utilize the memory effectively and to store new cells in the memory reliably.

In accordance with the present invention, discard processing in response to a delay in the arrival of a
10 second-half cell is carried out after the arrival of a first-half cell. If a second-half cell fails to arrive upon elapse of a set period of time, the first-half cell is discarded. As a result, a situation in which a first-half cell resides in memory for too long can be
15 prevented. thereby making it possible to utilize the memory effectively. Moreover, data transmission quality can be maintained.

In accordance with the present invention, discard processing in response to a delay in read-out is
20 performed after the arrival of a second-half cell. If a cell fails to be read out of memory upon elapse of set period of time, the first- and second-half cells are discarded. As a result, a situation in which a first- and second-half cells reside in memory for too long can
25 be prevented. thereby making it possible to utilize the memory effectively. Moreover, data transmission quality can be maintained.

As many apparently widely different embodiments of

the present invention can be made without departing from
the spirit and scope thereof, it is to be understood
that the invention is not limited to the specific
embodiments thereof except as defined in the appended
5 claims.

00444124 444799